1

2

CLAIM LISTING

(Original) An electronic circuit adapted to communicate a signal to a plurality of 3 1. additional electronic circuits over a common transmission line while simultaneously 4 receiving additional signals from the plurality of additional electronic circuits over the 5 common transmission line, the electronic circuit including: 6 signal sending circuitry coupled to an interface node which is adapted to be 7 (a)

- coupled to the common transmission line, the signal sending circuitry for applying a signal from the electronic circuit to cooperate in creating a combined signal at the interface node, the combined signal being dependent upon the signal from the electronic circuit and the additional signals simultaneously applied by the plurality of additional electronic circuits connected at other points on the common transmission line; and
- decoding circuitry coupled to the interface node, the decoding circuitry for (b) detecting the combined signal at the interface node and decoding the additional signals from the combined signal.

17

18

19

20

13

14

15

16

- (Original) The electronic circuit of Claim 1 wherein the signal sending circuitry includes: 2.
- a signal driver; and (a)
 - an encoding element connected between the signal driver and the interface node. (b)

21

1	3.	(Original) The electronic circuit of Claim 2 wherein the encoding element comprises a	
2		resistor.	
3			
4	4.	(Original) The electronic circuit of Claim 1 wherein the decoding circuitry includes:	
5		(a) a first differential receiver having a positive input connected to receive the	
6		combined signal and having an negative input connected to a first reference	
7		voltage source.	
8			
9	5.	(Currently Amended) The electronic circuit of Claim 1 wherein the decoding circuitry	
10		includes:	
11		(a) a reference voltage multiplexer connected to receive a first digital signal as a	
12		control signal, and having second and third reference voltage inputs;	
13		(b) a second differential receiver having a positive input connected to receive the	
14		combined signal, and an a negative input connected to receive an output of the	
15		reference voltage multiplexer.	
16			
17	6.	(Original) The electronic circuit of Claim 1 wherein the decoding circuitry includes:	
18		(a) an additional reference multiplexer connected to be controlled by a first digital	
19		signal and a second digital signal and having fourth, fifth, sixth, and seventh	
20		reference voltage inputs; and	

22

1		(b)	a third differential receiver having a positive input connected to receive the
2			combined signal and an negative input connected to receive an output from the
3			additional reference voltage multiplexer.
4			
5	7.	(Curren	ntly Amended) An electronic circuit arrangement including:
6		(a)	a three or more circuits connected together by a common transmission line, each
7			circuit adapted to assert a respective digital signal;
8		(b)	each circuit including sending circuitry connected to the common transmission
9			line, the sending circuitry of the respective circuits cooperating to produce an
10			encoded signal on the transmission line based upon the values of the respective
11			digital signals asserted by the respective circuits, the encoded signal comprising
12			one signal from a set of unique encoded signals with each different signal in the
13			set being representative of a particular combination of digital signals asserted
14			simultaneously from the respective circuits; and
15		(d) (c)	each circuit further including a decoding arrangement for decoding the encoded
16			signal appearing on the common transmission line to produce the digital signals
17			asserted from each other circuit.
18		•.	
19	8.	(Origin	nal) The electronic circuit arrangement of Claim 7 wherein each circuit is located
20		on a se	eparate integrated circuit chip and the common transmission line comprises a
21		conduc	ctor connected to a single electrode on each separate integrated circuit chip.

1	9.	(Original) The electronic circuit arrangement of Claim 7 wherein the signal schame		
2		circuitry in each respective circuit includes an encoding element comprising a resistor.		
3				
4	10.	(Original) The electronic circuit arrangement of Claim 7 wherein the plurality of circuits		
5		includes a first circuit providing a first digital signal, a second circuit providing a second		
6		digital signal, and a third circuit providing a third digital signal, and wherein the decoding		
7		arrangement associated with the second and third circuits includes a first digital signal		
8		decoding arrangement comprising:		
9		(a) a first differential receiver having a positive input connected to receive the		
<i>λ</i> 0		encoded signal and having an negative input connected to a first reference voltage		
11		source.		
12				
13	11.	(Original) The electronic circuit arrangement of Claim 7 wherein the plurality of circuits		
14		includes a first circuit providing a first digital signal, a second circuit providing a second		
15		digital signal, and a third circuit providing a third digital signal, and wherein the decoding		
16		arrangement associated with the first and third circuits includes a second digital signal		
17		decoding arrangement comprising:		
18		(a) a reference voltage multiplexer connected to receive the first digital signal as a		
19		control signal, and having second and third reference voltage inputs;		
20		(b) a second differential receiver having a positive input connected to receive the		
21		encoded signal, and an negative input connected to receive an output of the		
22		reference voltage multiplexer.		

22

1	12.	(Original) The electronic circuit arrangement of Claim 7 wherein the plurality of circuits
2		includes a first circuit providing a first digital signal, a second circuit providing a second
3		digital signal, and a third circuit providing a third digital signal, and wherein the decoding
4		arrangement associated with the first and second circuits includes a third digital signal
5		decoding arrangement comprising:
6		(a) an additional reference multiplexer connected to be controlled by the first digital
7		signal and second digital signal, and having fourth, fifth, sixth, and seventh
8		reference voltage inputs; and
9		(b) a third differential receiver having a positive input connected to receive the
10		encoded signal and an negative input connected to receive an output from the
/11		additional reference voltage multiplexer.
12		
13	13.	(Original) An electronic system having a first circuit producing a first digital signal, a
14		second circuit producing a second digital signal, and a third circuit producing a third
15		digital signal, the system including:
16		(a) a first circuit encoding element included in the first circuit, a second circuit
17		encoding element included in the second circuit, and a third circuit encoding
18		element included in the third circuit, each respective encoding element connected
19		between a digital signal output of the respective circuit and a common
20		transmission network between the first, second, and third circuits, the first,
21		second, and third encoding elements cooperating to produce an encoded signal on

the common transmission network based upon the values of the first, second, and

1			third digital signals, the encoded signal comprising one signal from a set of unique
2			encoded signals with each different signal in the set being representative of a
3			particular combination of the first, second, and third digital signals; and
4		(b)	a first circuit decoding arrangement included with the first circuit, a second circuit
5			decoding arrangement included with the second circuit, and a third circuit
6	•		decoding arrangement included with the third circuit, the decoding arrangement
7			for each respective circuit for decoding the encoded signal to produce the digital
8			signals produced by each other circuit in the system.
9			
/10	14.	(Orig	inal) The electronic system of Claim 13 wherein the encoding elements each
11		comp	prise a resistor.
12			
13	15.	(Orig	inal) The electronic system of Claim 13 wherein the first circuit decoding
14		arran	gement includes:
15		(a)	a reference voltage multiplexer connected to be controlled by the first digital
16			signal and connected to receive second and third reference voltage signals as
17			inputs;
18		(b)	a second differential receiver having a positive input connected to receive the
19			encoded signal and a negative input connected to receive a reference voltage
20			multiplexer output:

1		(c)	an additional reference voltage multiplexer connected to be controlled by the first
2			digital signal and the second digital signal, and connected to receive fourth, fifth,
3			sixth, and seventh reference voltage signals as inputs; and
4		(d)	a third differential receiver having a positive input connected to receive the
5			encoded signal and a negative input connected to receive an output of the
6			additional reference voltage multiplexer.
7			
8	16.	(Orig	inal) The electronic system of Claim 13 wherein the second circuit decoding
9		arrang	gement includes:
/10		(a)	a first differential receiver having a positive input connected to receive the
11			encoded signal and a negative input connected to receive a first reference voltage
12			signal;
13	٠	(b)	an additional reference voltage multiplexer connected to be controlled by the first
14			digital signal and the second digital signal, and connected to receive fourth, fifth,
15			sixth, and seventh reference voltage signals as inputs; and
16		(c)	a third differential receiver having a positive input connected to receive the
17			encoded signal and a negative input connected to receive an output of the
18			additional reference voltage multiplexer.
19			
20	17.	Claim	s 17 and 1/8 Canceled
21			

(New) The electronic system of Claim 13 wherein the third circuit decoding arrangement includes: 3 (a) a first differential receiver having a positive input connected to receive the encoded signal and a negative input connected to receive a first reference voltage signal; (b) a reference voltage multiplexer connected to be controlled by the first digital signal and connected to receive second and third reference voltage signals as 8 inputs; and 9 (b) a second differential receiver having a positive input connected to receive the 10 encoded signal and a negative input connected to receive an output of the 11 reference voltage multiplexer.